Some of the material in is restricted to members of the community. By logging in, you may be able to gain additional access to certain collections or items. If you have questions about access or logging in, please use the form on the Contact Page.
When considering computer processors, there is a trade-off between performance and power; improved performance does not typically come without an increase in power. Similarly, the reduction of power often times means a reduction in performance. This paper proposes an approach that realizes both high performance and low power levels. The approach involves an incremental hybrid scheduler. The hybrid scheduler takes advantage of the already low-power Tagless-Hit Instruction Cache (TH-IC), by caching instruction schedules. This eliminates many unnecessary creations of redundant schedules. Additionally, the hybrid scheduler essentially runs in a low-power in-order mode and switches to a more aggressive scheduling mode only when in the code hot spots. The hybrid scheduler offers a simple approach to gain improvements in performance as compared to an in-order processor while still maintaining a low power level.
A Thesis submitted to the Department of Computer Science in partial fulfillment of the requirements for the degree of Master of Science.
Includes bibliographical references.
Gary Tyson, Professor Directing Thesis; David Whalley, Committee Member; Piyush Kumar, Committee Member.
Florida State University
Use and Reproduction
This Item is protected by copyright and/or related rights. You are free to use this Item in any way that is permitted by the copyright and related rights legislation that applies to your use. For other uses you need to obtain permission from the rights-holder(s). The copyright in theses and dissertations completed at Florida State University is held by the students who author them.